74F194 4-Bit Bidirectional Universal Shift Register

74F194 4-Bit Bidirectional Universal Shift Register

General Description

FAIRCHILD

SEMICONDUCTOR

The 74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.


Features

- Typical shift frequency of 150 MHz
- Asynchronous master reset
- Hold (do nothing) mode
- Fully synchronous serial or parallel data transfers


Ordering Code:

Order Number	Imber Package Number Package Description						
74F194SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
74F194PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.					

Logic Symbols



Connection Diagram



© 2004 Fairchild Semiconductor Corporation DS009498

www.fairchildsemi.com

74F194

Unit Loading/Fan Out

Pin Names S ₀ , S ₁	Description Mode Control Inputs	HIGH/LOW	Output I _{OH} /I _{OL}
S ₀ , S ₁	Mode Control Inputs	1 0/1 0	
0, 1		1.0/1.0	20 µA/-0.6 mA
P ₀ -P ₃ F	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA
D _{SR} S	Serial Data Input (Shift Right)	1.0/1.0	20 µA/-0.6 mA
D _{SL} S	Serial Data Input (Shift Left)	1.0/1.0	20 µA/–0.6 mA
CP (Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA
MR A	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA
Q ₀ Q ₃ F	Parallel Outputs	50/33.3	–1 mA/20 mA

Functional Description


The 74F194 contains four edge-triggered D-type flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S₀, S₁) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P₀–P₃) and Serial data (D_{SR}, D_{SL}) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW.

Mode Select Table

Operating	Inputs						Outputs			
Mode	MR	S ₁	S ₀	D_{SR}	D_{SL}	Pn	Q_0	Q_1	Q_2	Q_3
Reset	L	Х	Х	Х	Х	Х	L	L	L	L
Hold	Н	Ι	Ι	Х	Х	Х	\mathbf{q}_{0}	q_1	q_2	q_3
Shift Left	Н	h	Ι	Х	I	Х	q_1	\mathbf{q}_2	\mathbf{q}_3	L
	н	h	I	Х	h	Х	q_1	q_2	q_3	Н
Shift Right	Н	Ι	h	I	Х	Х	L	\mathbf{q}_{0}	q_1	q_2
	Н	Т	h	h	Х	Х	н	\mathbf{q}_{0}	q_1	\mathbf{q}_2
Parallel Load	Н	h	h	Х	Х	p _n	\mathbf{p}_0	р ₁	p_2	\mathbf{p}_3

H (h) = HIGH Voltage Level L (I) = LOW Voltage Level

 $p_n\left(q_n\right)$ = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition. X = Immaterial



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) -65°C to +150°C -55°C to +125°C -55°C to +125°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V 74F194

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max) twice the rated I_{OL} (mA)

DC Electrical Characteristics


Symbol Parameter Min Max Conditions Тур Units Vcc Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V_{IH} Input LOW Voltage 0.8 ۷ Recognized as a LOW Signal V_{IL} V_{CD} Input Clamp Diode Voltage -1.2 V Min $I_{IN} = -18 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ 25 Output HIGH 10% V_{CC} VOH V Min 5% V_{CC} $I_{OH} = -1 \text{ mA}$ Voltage 2.7 I_{OL} = 20 mA 10% V_{CC} Output LOW Voltage 0.5 V_{OL} Input HIGH Current 5.0 μΑ Max $V_{IN} = 2.7V$ Ι_{ΙΗ} I_{BVI} Input HIGH Current Breakdown Test 7.0 μΑ Max $V_{IN} = 7.0V$ Output HIGH Leakage Current I_{CEX} 50 μΑ Max $V_{OUT} = V_{CC}$ $I_{ID} = 1.9 \ \mu A$ Input Leakage VID 4.75 ٧ 0.0 All Other Pins Grounded Test l_{od} Output Leakage V_{IOD} = 150 mV 3.75 μΑ 0.0 Circuit Current All Other Pins Grounded Input LOW Current Max Ι_{ΙL} -0.6mΑ $V_{IN} = 0.5V$ $\overline{V_{OUT}} = 0V$ Output Short-Circuit Current Max -60 -150 mΑ los Power Supply Current 33 46 Max mΑ Icc


Symbol			T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	1
f _{MAX}	Maximum Shift Frequency	105	150		90		90		MH:
t _{PLH}	Propagation Delay	3.5	5.2	7.0	3.0	8.5	3.5	8.0	ns
t _{PHL}	CP to Q _n	3.5	5.5	7.0	3.0	8.5	3.5	8.0	
t _{PHL}	Propagation Delay	4.5	8.6	12.0	4.5	14.5	4.5	14.0	ns

AC Operating Requirements

		T _A =	T _A = +25°C		$T_A = -55^{\circ}C$ to $+125^{\circ}C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Symbol	Parameter	V _{cc} =	+5.0V	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units	
		Min	Max	Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	4.0		6.0		4.0			
t _S (L)	P _n or D _{SR} or D _{SL} to CP	4.0		4.0		4.0		ns	
t _H (H)	Hold Time, HIGH or LOW	1.0		1.5		1.0		115	
t _H (L)	P _n or D _{SR} or D _{SL} to CP	0		1.0		1.0			
t _S (H)	Setup Time, HIGH or LOW	10.0		10.5		11.0			
t _S (L)	S _n to CP	8.0		8.0		8.0		ns	
t _H (H)	Hold Time, HIGH or LOW	0		0		0		115	
t _H (L)	S _n to CP	0		0		0			
t _W (H)	CP Pulse Width, HIGH	5.0		5.5		5.5		ns	
t _W (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns	
t _{REC}	Recovery Time MR to CP	9.0		9.0		11.0		ns	

www.fairchildsemi.com





74F194 4-Bit Bidirectional Universal Shift Register

